W971GG6JB
active bank will begin to precharge on the rising edge which is CAS Latency (CL) clock cycles before
the end of the read burst.
Auto-precharge is also implemented during Write commands. The precharge operation engaged by
the Auto-precharge command will not begin until the last data of the burst write sequence is properly
stored in the memory array.
This feature allows the precharge operation to be partially or completely hidden during burst read
cycles (dependent upon CAS Latency) thus improving system performance for random data access.
The RAS lockout circuit internally delays the Precharge operation until the array restore operation
has been completed (t RAS satisfied) so that the Auto-precharge command may be issued with any
read or write command.
8.7.1
Burst read with Auto-precharge
If A10 is HIGH when a Read Command is issued, the Read with Auto-precharge function is engaged.
The DDR2 SDRAM starts an Auto-precharge operation on the rising edge which is (AL + BL/2) cycles
later from the Read with AP command if t RAS (min) and t RTP (min) are satisfied. (Example timing
waveform refer to 11.22 Burst read operation with Auto-precharge diagram in Chapter 11)
If t RAS (min) is not satisfied at the edge, the start point of Auto-precharge operation will be delayed until
t RAS (min) is satisfied.
If t RTP (min) is not satisfied at the edge, the start point of Auto-precharge operation will be delayed until
t RTP (min) is satisfied.
In case the internal precharge is pushed out by t RTP , t RP starts at the point where t RTP ends (not at the
next rising clock edge after this event). So for BL = 4 the minimum time from Read with Auto-
precharge to the next Activate command becomes AL + RU{ (t RTP + t RP ) / t CK(avg) } (Example timing
waveform refer to 11.23 Burst read operation with Auto-precharge diagram in Chapter 11.) , for BL = 8
the time from Read with Auto-precharge to the next Activate command is AL + 2 + RU{ (t RTP + t RP ) /
t CK(avg) }, where RU stands for “rounded up to the next integer”. In any event internal precharge does
not start earlier than two clocks after the last 4-bit prefetch.
A new bank active command may be issued to the same bank if the following two conditions are
satisfied simultaneously.
?
?
The RAS precharge time (t RP ) has been satisfied from the clock at which the Auto-precharge
begins.
The RAS cycle time (t RC ) from the previous bank activation has been satisfied.
(Example timing waveforms refer to 11.24 to 11.25 Burst read with Auto-precharge followed by an
activation to the same bank (t RC Limit) and (t RP Limit) diagram in Chapter 11)
8.7.2
Burst write with Auto-precharge
If A10 is HIGH when a Write Command is issued, the Write with Auto-Precharge function is engaged.
The DDR2 SDRAM automatically begins precharge operation after the completion of the burst write
plus write recovery time (WR) programmed in the mode register. The bank undergoing Auto-
precharge from the completion of the write burst may be reactivated if the following two conditions are
satisfied.
?
?
The data-in to bank activate delay time (WR + t RP ) has been satisfied.
The RAS cycle time (t RC ) from the previous bank activation has been satisfied.
(Example timing waveforms refer to 11.26 to 11.27 Burst write with Auto-precharge (t RC Limit) and
(WR + t RP Limit) diagram in Chapter 11)
Publication Release Date: Sep. 24, 2013
- 28 -
Revision A09
相关PDF资料
W971GG8JB-25 IC DDR2 SDRAM 1GBIT 60WBGA
W9725G6IB-25 IC DDR2-800 SDRAM 256MB 84-WBGA
W9725G6JB25I IC DDR2 SDRAM 256MBIT 84WBGA
W9725G6KB-25I IC DDR2 SDRAM 256MBIT 84WBGA
W972GG6JB-3I IC DDR2 SDRAM 2GBITS 84WBGA
W9751G6IB-25 IC DDR2-800 SDRAM 512MB 84-WBGA
W9751G6KB-25 IC DDR2 SDRAM 512MBIT 84WBGA
W9812G6JH-6I IC SDRAM 128MBIT 54TSOPII
相关代理商/技术参数
W971GG6JB-25I 制造商:Winbond Electronics 功能描述:-40~85 1GB DDR2 FOR INDUSTRY
W971GG6JB25ITR 制造商:Winbond Electronics Corp 功能描述:1G, DDR2-800, X16, IND TEMP
W971GG6JB25TR 制造商:Winbond Electronics Corp 功能描述:NR, DDR2-800, X16
W971GG6JB-3 制造商:Winbond Electronics Corp 功能描述:1GBIT DDRII
W971GG6KB-18 制造商:Winbond Electronics Corp 功能描述:1G, DDR2-1066, X16 制造商:Winbond Electronics Corp 功能描述:IC MEMORY
W971GG8JB 制造商:WINBOND 制造商全称:Winbond 功能描述:16M × 8 BANKS × 8 BIT DDR2 SDRAM
W971GG8JB-25 功能描述:IC DDR2 SDRAM 1GBIT 60WBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:72 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 同步 存储容量:4.5M(256K x 18) 速度:133MHz 接口:并联 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 封装/外壳:100-LQFP 供应商设备封装:100-TQFP(14x20) 包装:托盘
W9725G6IB-25 功能描述:IC DDR2-800 SDRAM 256MB 84-WBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1,000 系列:- 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:4K (512 x 8) 速度:400kHz 接口:I²C,2 线串口 电源电压:2.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 封装/外壳:8-SOIC(0.173",4.40mm 宽) 供应商设备封装:8-MFP 包装:带卷 (TR)